



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/754,717

01/12/2004

Takehito Kobayashi

118291

1339

25944

7590

06/28/2006

OLIFF & BERRIDGE, PLC
P.O. BOX 19928
ALEXANDRIA, VA 22320

EXAMINER

BUI, HUNG S

ART UNIT

PAPER NUMBER

2841

DATE MAILED: 06/28/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/754,717

Applicant(s)

KOBAYASHI, TAKEHITO

Examiner

Hung S. Bui

Art Unit

2841

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 31 March 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-17 is/are pending in the application.
- 4a) Of the above claim(s) 13-17 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-12 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 February 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
- ☒ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamaguchi [US 2004/0160731] in view of Boyko et al. [US 6,214,525].

Regarding claims 1 and 4, Yamaguchi discloses a power circuit structural body (figures 1 and 4-5), comprising:

- at least one semiconductor switching element (12);
- a power circuit for outputting an inputted electric power through the semiconductor switching element (abstract, page 3, paragraph 0033);
- a control circuit (paragraph 0033) for controlling drive of the semiconductor switching element (figure 1);
- a printed circuit board (13) having a board body, a conductive pattern constituting the power circuit and disposed on one surface thereof, wherein the board body has at least one through-hole (15) for mounting the semiconductor switching element thereon; and
- the semiconductor switching element is mounted to one of the conductive patterns on the printed circuit board.

Yamaguchi discloses the instant claimed invention except for the specific of mounting the semiconductor switching to a printed circuit board and a portion of the semiconductor switching element is positioned within the through hole.

Boyko et al. disclose an apparatus substrate having a board body including a through hole (figure 24) for mounting at least one chip (320), wherein the chip is mounted to one of a conductive pattern (296) disposed on one side of a printed circuit board (210), and to another side of a conductive pattern (297) through a through hole (figure 24) and a contact portion of the chip is positioned within the through hole.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the mounting design of the chip of Boyko et al. with the printed circuit board of Yamaguchi, for the purpose of saving space in the substrate module.

Regarding claim 2, Yamaguchi discloses a reinforcing plate (11) laminated over one of the conductive patterns of the printed circuit board (figure 4).

Regarding claims 3 and 5, Yamaguchi, as modified, disclose the instant claimed invention except for the reinforcing plate being formed of aluminum alloy in fixed the through hole.

Official notice is taken that it is well know to use an aluminum alloy that has a light weight, good electrical and thermal conductivity, high reflectivity and resistance to oxidation.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the reinforcing plate of Yamaguchi, as modified, to fix the

Art Unit: 2841

though hole, in order to provide a good thermal conductivity and a less weight of the module.

Regarding claims 6-7, Yamaguchi discloses the reinforcing plate is fixed to a heat dissipating member (2) via an insulating layer (5, figure 1).

Regarding claim 8, Yamaguchi discloses wherein a terminal for connecting the power circuit or the control circuit to an external circuit that is connected to the adequate conductive pattern on the printed circuit board.

Regarding claim 9, Yamaguchi discloses a case for accommodating the printed circuit board and a housing disposed on the case for surrounding the terminal and constituting a connector together with the terminal (figure 1).

Regarding claim 10, Yamaguchi discloses the terminal being fixed to the printed circuit board in a state in which the terminal penetrates through the printed circuit board in the direction of thickness of the printed circuit board and projects into the housing through the case in the direction of thickness (figure 1).

Regarding claim 11, Yamaguchi discloses wherein the case is divided along the direction parallel to the printed circuit board (figure 1).

Regarding claim 12, Yamaguchi further discloses a heat dissipating member for cooling the printed circuit board; wherein the printed circuit board is interposed between the heat dissipating member and the case (figures 2-3).

Response to Arguments

3. Applicant's arguments with respect to claims 1-2 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.


5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hung S. Bui whose telephone number is (571) 272-2102. The examiner can normally be reached on Monday-Friday 8:30AM-6:00PM.

Art Unit: 2841

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on (571) 272-1957. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

6/22/06
Hung Bui
Art Unit 2841



KAMAND CUNEO
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800